

Mitigation of Flicker Sources & Power Quality Improvement by Using Cascaded Multi-Level Converter Based DSTATCOM

¹Siddartha A P, ²B Kantharaj, ³Poshitha B

¹PG Scholar, ²Associate Professor, ³Assistant Professor
Department of EEE, VTU
Adichunchanagiri Institute of Technology, Chikkamagalur, india

Abstract— Modern power systems are of complex networks where hundreds of generating stations and thousands of load centres are interconnected through long power transmission and distribution networks. Even though the power generation is fairly reliable the quality of power is not always so reliable. Power system especially distribution systems have numerous nonlinear loads which significantly affect the quality of power. Shunt compensation for medium voltage distribution systems require higher rating for voltage source converters (VSCs). Ratings of the semiconductor devices in a VSC are always limited. Therefore for higher rated converters it is desirable to distribute the stress among the number of devices using multilevel topology. This paper presents an investigation of five-Level Cascaded H-bridge (CHB) Inverter as Distribution Static Compensator (DSTATCOM) in Power System (PS) for compensation of reactive power and harmonics.

Index term— Power Quality, VSC, DSTATCOM, Reactive Power

I. INTRODUCTION

Power quality disturbance is generally defined as any change in power (voltage, current or frequency) that interferes with the normal operation of electrical equipment. The study of power quality and ways to control it is a concern for electric utilities, large industrial companies, businesses and even home users. The study has intensified as equipment has become increasingly sensitive to even minute changes in the power supply voltage, current and frequency. A growing power quality concern is harmonic distortion that is caused by the non-linearity of customer loads. Harmonics distorts the waveform shape of voltage and current level which results in many disturbances. Power electronic converters are widely used in industrial power conversion systems both for utility and drive applications.

As the power level increases, the voltage level is increased accordingly to obtain satisfactory efficiency. The main function of a multilevel inverter is to produce a desired ac voltage waveform from several levels of dc voltages. These dc voltages may or may not be equal to one another. The ac voltage produced from these dc voltages approaches a sinusoid. The staircase waveform produced by the multilevel

inverter contains sharp transitions. From Fourier series theory, this phenomenon results harmonics, in addition to the fundamental frequency of the sinusoidal waveform. The harmonics generated on the AC side greatly influence the power quality of the control system. The multi-level inverter improves the AC power quality by performing the power conversion in small voltage steps leading to lower harmonics. The floating voltage source multi-level inverter topology also known as the cascaded multilevel inverter is one of the typical methods for reducing the harmonics by increasing the inverter levels.

II. POWER QUALITY ISSUES

A. Power Quality

Power quality or more specifically a power quality disturbance is generally defined as any change in power (voltage, current, or frequency) that interferes with the normal operation of electrical equipment. The IEEE defined power quality disturbances have been organized into seven categories based on wave shape viz: Transients, Interruptions, Sag / under voltage, Swell / Overvoltage, Waveform distortion, Voltage fluctuations.

B. Solutions to Power Quality Problems

There are two approaches to the mitigation of power quality problems. The solution to the power quality can be done from customer side or from utility side. First approach is called load conditioning which ensures that the equipment is less sensitive to power disturbances allowing the operation even under significant voltage distortion. The other solution is to install line conditioning systems that suppress or counteract the power system disturbances. For lower voltage sags the load voltage magnitude can be corrected by injecting only reactive power into the system. However, for higher voltage sags injection of active power in addition to reactive power is essential to correct the voltage magnitude. DSTATCOM is capable of generating or absorbing reactive power but the active power injection of the device must be provided by an external energy source or energy storage system. The response time of DSTATCOM is very short and is limited by the power electronics devices. The expected response time is about 25ms which is much less than some of the traditional methods of voltage correction such as tap

changing transformers.

III. DSTATCOM OPERATION

The basic operating configuration of a DSTATCOM is shown in Fig 1. It consists of a voltage source inverter (VSI), dc side equivalent capacitor (C) with voltage v_{dc} on it and a coupling reactor (L_c). The ac voltage difference across the coupling reactor produces reactive power exchange between DSTATCOM and the power system load bus at the point of common coupling (PCC). If the output voltage of the DSTATCOM (v_c) is more than the system bus voltage (v_l), reactive power is supplied to the power system and reactive power goes to DSTATCOM if v_c is less than that of v_l . To take effect of this bidirectional flow of reactive power, the DSTATCOM output voltage should be varied according to requirement of reactive power compensation.




Fig. 1 Basic DSTATCOM configuration.

IV. CASCADED MULTILEVEL INVERTER

The CMLI consists of a number of H-bridge inverter units with separate dc source for each unit and is connected in cascaded or series as shown in Fig 2. Each H- Bridge can produce three different voltage levels V_{dc} , 0 and $-V_{dc}$ by connecting the DC source to ac output side by different combination of four switches S_1, S_2, S_3 and S_4 . The ac output of each H-bridge is connected in series such that the synthesized output voltage waveform is the sum of all of the individual H-bridge outputs.




Fig 2 Configuration of single phase N-level CMLI

By connecting the sufficient number of H bridges in cascade and using proper modulation scheme nearly sinusoidal output voltage waveform can be synthesized. The number of levels in the output phase voltage is given as $2M+1$. Where M is the number of H bridges used per phase.

A. Switching angle selection

To synthesize multilevel output voltage using different levels of dc inputs, the semiconductor devices must be switched on and off in such a way that desired fundamental voltage obtained is nearly sinusoidal i.e. having minimum harmonic distortions. Different switching techniques are available for computing switching angles for the semiconductor devices. For power system applications, generally fundamental frequency switching scheme is considered most suitable. In this scheme the device is switched on and off once in every cycle, thereby producing less switching angles at fundamental frequency are computed by solving a set of nonlinear equations known as selective harmonic elimination (SHE) equations. In SHE technique in general, lower order harmonics are eliminated at the cost of generation of higher order harmonics thereby increasing the total harmonic distortion (THD) in v_c . In the present work an optimization technique is used for computation of switching angles which minimize THD due to all harmonic components up to 49th order.

Significant amount of THD reduction can be achieved as compared to SHE technique. In general the THD in percentage is defined as

$$THD(\%) = 100 \times \sqrt{\sum_{n=3,5,7,\dots} V_n^2 / V_1^2} \quad (1) \quad \text{where}$$

$$V_n = 4V_{dc} (\cos(n \alpha_1) + \dots + \cos(n \alpha_m)) / n\pi$$

B. Capacitor charge balance

1. One major issue associated with CMLI is the problem of maintaining equal voltage across capacitors connected in different H-bridges.
2. To rectify this problem, a switch angle rotational scheme is implemented in which switching angles for H-bridge are changed in order after every half cycle so that average conduction period of each H bridge remains same over five half cycles. There are several methods to extract the harmonic components from the detected three-phase waveforms. Among them, the so-called p - q theory based on time domain has been widely applied to the harmonic extraction circuit. The detected three-phase voltage is transformed into the D- Q coordinates by using abc- dq0 transformation. It computes the direct axis V_d , quadratic axis V_q and zero sequence quantities V_0 in two axis rotating reference frame. Then by using dq0- abc transformation it transforms three quantities (direct axis, quadratic axis and zero sequence components) from three phase quantities expressed in two axis reference frame back to reference. The obtained current reference is converted three phase current reference by inverse D - Q transformation $I_{ca}, I_{cb},$ and I_{cc} . The three reference compensating currents are compared with the DSTATCOM compensating currents extracted from ac system.
3. Thus three phase compensating current I_{ca}, I_{cb} and I_{cc} are produced. The obtained reference current is given to a PI controller in order to generate controlled gate signal for DSTATCOM.

A. DC bus voltage control

A DC bus controller is required to regulate the DC bus voltage V_{dc} and to compensate the inverter losses as shown in Fig.3. The measured DC bus voltage V_{dc} of each phase is compared with its reference value V_{dc}^* . Similarly for the remaining phases and added all the error signals. The resulting error is applied to a PI regulator. The proportional and integral gains are set to 0.12 fi^{-1} and $0.008 \text{ fi}^{-1} \text{ s}^{-1}$ respectively. Moreover, the DSTATCOM can build up and regulate the DC capacitor voltage.





Fig 3. DC bus regulator using PI controller

V. SIMULATION & RESULTS

The performances of DSTATCOM with proposed control schemes are evaluated in Matlab/Simulink software platform. The



Matlab/Simulink model of proposed system with control method is depicted.

Fig.4 Simulation model with D-STATCOM

Fig 5 shows the three phase source voltages, three phase source currents and load currents respectively without DSTATCOM. It is clear that without DSTATCOM load current and source currents are same. The system parameters for simulation study are source voltage of 11kv, 50 Hz AC supply, DC bus capacitance 1550e-6 F, Inverter series inductance 10mH, Source resistance of 0.1ohm and inductance of 0.9mH. Load resistance and inductance are chosen as 30mH and 60 ohms

respectively. Fig 6 shows the harmonic spectrum of phase-A source current without DSTATCOM. The THD of source current without

DSTATCOM is 28.28%. Fig.7 shows the three phase source voltages, three phase source currents and load currents respectively with DSTATCOM. It is clear that with DSTATCOM even though load current is non-sinusoidal source currents are sinusoidal.




Fig. 5 Source voltage, current and load current without DSTATCOM




Fig. 6 Harmonic spectrum of Phase-A Source current without DSTATCOM




Fig. 7 Source voltage, current and load current with DSTATCOM




Fig. 8. DC bus voltage

Fig.8.shows the DC Bus voltage which is maintained at constant voltage. Fig.9. shows the phase-A source voltage and current even though the load is non linear RL load the source power factor is unity.




Fig.9. Phase-A source voltage and current and pf




Fig. 10 Harmonic spectrum of phase-A source current with DSTATCOM

Fig.10 shows the harmonic spectrum of Phase –A Source current with DSTATCOM.

VI. CONCLUSION

In this paper a Transformer less Based Modified Cascaded Five-Level (TBMCSL) H – bridge Inverter is used as a DSTATCOM in Power System and is successfully demonstrated in MatLab/Simulink. The benefits of TBMCSL H – bridge Inverter has low harmonics distortion, reduced number of switches to achieve the five- level inverter and reduced switching losses. The source voltage, load voltage, sourcecurrent,loadcurrentandpowerfactorsimulationresults under nonlinear loads are presented. The TBMCSL H – bridge Inverter is installed on a power distribution system with focus on harmonic reduction and voltage regulation performances. Harmonics present in the distribution system are significantly reduced by TBMCSL H – bridge Inverter. The results were showed good for dc bus voltage – regulation, reduced source harmonic currents and have stableoperation.

ACKNOWLEDGMENT

The author would like to thank Professor & HOD Dr. G R Veendra, Associate Professor Mr. B Kantharaj, and Assistant professor Poshitha B from Adichunchanagiri Institute of Technology, Chikkamagalur.

References

- [1] RoozbehNaderi, and Abdolrezarahmati, “Phase-Shifted Carrier Pwm Technique For General Cascaded Inverters”, *IEEE Trans. Power. Electron.* vol.1.23, no.3, pp.1 257-1 269.May.2008.
- [2] Mauricio Angulo, Pablo Lezana, Samir Kouro, Jos'eRodr'lguez and Bin Wu,“Level-ShiftedPwmForCascadedMultilevelInvertersWithEvenPower Distribution”, *IEEE Power Electronics specialist conference*, Pp.2373- 237817-21 June2007.
- [3] W. Liqiao, L. Ping, L. Jianlin and Z. Zhongchao, “Study on shunt active power filter based on cascaded multilevel converters”, *35th IEEE Power Electr. Spec. Conf. (APEC)*, vol.5, pp. 3512-3516, 20-25 June 2004.
- [4] A. Ghosh and G. Ledwich, “Power Quality Enhancement using Custom Power Devices”, Kluwer Academic Publisher, Boston, MA, 2002.
- [5]A.GhoshandG.Ledwich,“LoadCompensatingDSTATCOMinweakAC Systems”,*IEEETrans.PowerDelivery*,vol.18,No.4,pp.13021309,Oct.2003.
- [6] D. N. Zmood and D. G. Holmes, “Stationary frame current regulation of PWM inverters with zero steady-state error”, *IEEE Trans. Power.Electr.*,vol.18,no.3,pp.814-822,May2003.