

A LOW POWER ACCURACY – CONFIGURABLE RADIX-4 ADDER USING 8T XOR GATE

Dr. Savita Sonoli

Vice Principal and HOD, Rao Bahadur Y Mahabaleswarappa Engineering college, Ballari, Karnataka, India.

Basavarajeshwari K V

Student of 4th Sem, M.Tech in Rao Bahadur Y Mahabaleswarappa Engineering college, Ballari, Karnataka, India.

ABSTRACT

Reduced computational costs can be achieved effectively by approximate computing. With this approach, the circuit's power use, latency, and area are traded off against computational precision. For various applications, the accuracy requirements could change, nevertheless. In some circumstances, precise outcomes are necessary. In order to compute accurate or approximate results, this work offers the power gating technique which is used by low power accuracy configurable radix-4 adder to dynamically turn off and turn on logic gates of the adder. The sum of one adder element is changed when the low power accuracy configurable radix-4 adder runs in appropriate mode in order to close the gap between the accuracy and approximation of the results. The ACRA was compared to two cutting-edge accuracy-configurable adders, and the results showed that low power accuracy configurable radix-4 adder achieved the optimum trade off between the computational accuracy and the power delay product.

INTRODUCTION

Photo-related applications have been on the rise in recent years, many of which require significant computing work. Examples include digital signal processing, image processing, image recognition and machine learning. Power consumption and performance are the two primary issues these applications face when developing their circuits. However, due to the limitations of human eyesight, even inaccurate calculations can lead to beneficial results for individuals. Design cost and computational accuracy are traded off in the approximate computational design process and is a technique used in fault-tolerant applications. Rounding calculations that reduce circuit power consumption, time delay, and area while sacrificing calculation accuracy can be used to overcome the errors of traditional calculations. The recent emergence of cloud computing and the use of additional tools in basic computations are both popular topics. Therefore, by reducing feed latency, performance can be increased. A common full-fledged adder (FA) with a long gestation chain and significant propagation delay is called a ripple gestational viper (RCA). Forward-looking load additions (CLA) and selected additive loading (CSLA) are proposed to improve the performance of calculations. However, traditional CLA and CSLA are very energy consuming and expensive. FA (EDP) can reduce power delay generation (PDP) and power delay generation by using a transistor-based logic (PTL) multiplexer. To save space and power, CSLA recommends replacing the RCA ($C_{in} = 1$) in a standard SQRD with a binary-to-excess-1 converter (BEC). A simple FA is called adder-2. Adder radix-4 is a 2-bit FA found in the run block. Adding 2 bits in radix-4 RCA can reduce the critical load propagation channel because C_{out} does not wait for relay (C_1). A radix-4 adder with improved carry built on a high-speed multiplexer. C_{in} , the multiplexers' select signal, is the foundation of the architecture, which relies on them to break the carry chain. Each level of the carry propagation path involves one multiplexer, significantly shortening the internal carry propagation path. Additionally, because PTL architecture is used by the multiplexers, the choose signal does not directly connect to the outputs. In each stage, every carry signal has a full voltage swing. They can increase the noise margin while yet being highly drivable.

LITERATURE SURVEY


When using different signal processing methods and architectures, low power consumption is a crucial need. Humans can learn from marginally inaccurate outputs in the majority of multimedia applications. Therefore, it is not necessary for us to generate precisely perfect numerical results. Previous research in this area generally uses voltage over scaling to exploit error resilience, mitigating the mistakes that result by using computational and architectural strategies. As a substitute strategy to benefit from the relaxation of numerical precision, we suggest logic complexity reduction at the transistor level in this study. When designing approximation multi-bit adders, we use several approximate or imprecise complete adder cells that are simpler at the transistor level to illustrate this idea. Along with the naturally occurring decrease in switching capacitance, our methods also produce noticeably shorter critical paths, which enable voltage scaling. Using the suggested approximate arithmetic units, we construct architectures for video and picture compression algorithms and assess them to show the effectiveness of our strategy.

Simple math is used to determine the estimated accuracy and power consumption of these components.. Discrete cosine transform and finite pulse response filter, both with preset quality limits, are used to exemplify the approximate additions we're talking about. Using the suggested approximation tools results in energy savings when compared to current applications that employ precise addition tools.

EXISTING METHOD

Several papers on FA based on 1-bit multiplexer have been proposed. The study presents a low-power approach that uses six multiplexers and a total of 12 transistors. The PTL logic used by the MBA-12T multiplexer requires only two transistors. As a result, the activity of short-circuit and switching current is reduced. The MBA-12T performs poorly and is more sensitive due to

its limited manoeuvrability. Buffers at each step are necessary for this sort of circuit to be able to be driven, since the power supply is not directly linked to the MBA 12T. Three fundamental building components may be used to make a whole adder. A complete 1-bit adder is often built using this design. In Group 1, XOR and XNOR procedures yield $A \oplus B$ and $A \oplus \overline{B}$. the inputs and output of Block1 were used in Block3 to generate C_{out} while Block2 produced Sum using the inputs and outputs of Block1 and S_{in} . This design makes it possible to balance the delay at the FA output and eliminate the hiccups in the circuit.



T


Blocks 2 and 3 are implemented using a multiplexer. C_{out} is the output of block 3, while sum is the output of block 2. The transmit multiplexer in block 2 has $A \oplus B$ and $A \oplus \overline{B}$ inputs, while the transmit multiplexer in block 3 has $A \cdot B$ and $A + B$ inputs. However, it is different this design is somewhat different from the previous design in this respect. Other internal logic, such as dual transistor logic (DPL) or oscillating recoil CPL, is used internally instead of PTL in multiplexers (SR-CPL). Most of the power in FA is used by the XOR gate. Reducing it can reduce overall energy consumption. At the gate level, it demonstrated a simple multiplexer-based FA circuit. If C is syn, we find that it has a longer pregnancy spread path. With the switching property, we can replace S_{in} with A, which shortens the load propagation channel and reduces the propagation delay. Load latency has been reduced in several articles to improve overall performance. The authors underestimated the PDP and EDP of the snake. It replaces both FAs with Viper Radix-4. The radix-4 adder reduces this load propagation channel based on a forward-facing lookup.

Multiplexer-based Full adder:

These designs are mostly FA based multiplexers in PTL multiplexers. This type of FA shows low oscillatory activity and short circuit current. Thus, a low-power, high-speed FA design is possible. We observe that when the multiplexer-based FA CSLA is characterized, the throughput is improved. CSLA already returns the results at the multiplexed input while waiting for S_{in} to select its output. Only a multiplier is required for the load propagation channel, making this design a fast path between S_{in} and C_{out} . Because two outcomes are needed concurrently, the traditional CSLA needs a double FA in one step. As a result, it's critical to bring down the cost of CSLA.

Radix-4's recommended adder is:

With the help of an adder block, the performance of a two-bit adder may be considerably increased. When the transmit multiplexer control signal s_{in} (from the previous step) is created, the results X and Y are obtained, identical to the 2-bit CSLA.-



The prior XNOR circuit was utilised to create the adder. The parameters P and G are additionally produced by the XNOR gates. These factors were necessary for the creation of CLA.

$$Sum0 = \overline{C_{in}} (A_1 \oplus B_1) + C_{in} (A_1 \odot B_1)$$

$$P = A + B$$

$$G = A \cdot B$$

Despite the fact that Sum1's function is more sophisticated, this path is not the crucial one for the total propagation path. To save electricity, we therefore constructed logic gates with fewer transistors. Radix-4 adder has a total of five inputs, and we were able to create Sum1's lowest-cost implementation using a Karnaugh map with those same five variables. Three multiplexers were required to implement Sum1 the conventional method.

$$Sum1 = (A_1 \odot B_1) (\overline{C_{in}} (A_0 \cdot B_0) + C_{in} (A_0 + B_0)) +$$

$$(A_1 \oplus B_1) (\overline{C_{in}} (A_0 \cdot B_0) + C_{in} (A_0 + B_0))$$

$$C_{out} = G_1 + P_1 G_0 + P_1 P_0$$

$$C_{out} = \overline{C_{in}} (G_1 + P_1 G_0) + C_{in} (G_1 + P_1 G_0 + P_1 P_0)$$

We find that CLA is slower than CSLA because CSLA's cout is computed first. As a result, the multiplexer inputs generate Cout using the capabilities of CLA, but in our architecture Cout follows CSLA. The proposed architecture features a precomputed CSLA, which can generate the output from a 2-bit radix-4 adder using CLA. Using AND-OR-invert logic, $G_1 + P_1 G_0$ is realisable (AOI). When $C_{in} = 1$, C_{out} equals $X + P_1 P_0$ as $G_1 + P_1 G_0 = X$ and $X = G_1 + P_1 G_0$. As a result, we can implement the Cout of radix-4 adder using two AOI circuits. Nevertheless, dynamic circuit design typically enhances performance, therefore we chose to use the conventional domino logic rather than two AOI circuits. The adder's throughput will rise as a result.

The following are some features and benefits of our design.

1. The AF Using two bits of the process block, the load propagation route is reduced. A single FA High-speed load propagation channels can only handle one bit of data per gate.. There is also a gate in the planned 4-radical-bearing propagation route, though. Therefore, the proposed design is more efficient than the 1-bit FA in this case. The load propagation route may be effectively decreased by employing the proposed design.
2. The radix-4 root's load propagation vector is S_{in} to C_{out} . It is possible to precompute the X and Y outputs of the multiplexer inputs using the suggested approach. The results X and Y were previously obtained when the C_{out} for the previous step (the transmit multiplexer control signal) was generated. The circuit will run faster as a result.
3. The load signal from the previous step is used to operate the multiplexers, which breaks the chain of the load. Load signals have a complete voltage swing on each phase. It's still fully driveable and has the ability to increase the noise tolerance.
4. Domino logic instead of two AOI circuits is suggested to minimise latency and pre-computing in the proposed design Two domino switches may be used to alter the projected feed delay. The circuit becomes faster as the inverter becomes bigger. However, as a consequence, more power is used.

Because of the excessive number of gates their carry propagation pathways must pass through, the CLA series clearly had no advantage in delay. The 4-bit CSLA adder is the quickest, and in this simulation, it performs quicker than our solution. However, typical CSLA is expensive and uses more energy than our solution. Previous radix-4 adders save the most energy in these adders, and their energy use is lower than that of our design. Restructured mirror FA is used in the design to cut down on power usage. PDP is a by-product of delay and power consumption. EDP, a measurement of the energy performance trade-off, is the result of PDP and delay.

Drawbacks:


- The area will be larger when designing for a big number of bits with this layout.
- As a result of the transistors being used here being constantly on, the delay also gets longer.

PROPOSED SYSTEM

Introduction to Radix-4 adder:

A typical feed device requires more power and transfers data twice as rapidly as the RD4A. C_{in} , A_i , A_{i+1} , B_i , B_{i+1} and C_{out} are the five inputs and three outputs of a conventional 2-bit RD4A. This structure may be seen in Figure 1. Bits A_i and B_{i+1} represent A's first and second bits, respectively, whereas Bits A_i and B_{i+1} represent B's. C_{in} is a parameter that indicates that RD4A has been loaded.

There are three factors that affect the load output and two sum bits of RD4A: Cout, Sumi, and Sumi + 1. A defined logical output function may be achieved by adhering to RD4A's design philosophy. The XOR gate is separated into an AND gate and two NOR gates in order to reuse the logic gate.




$$C_{out} = A_{i+1}B_{i+1} + (A_iB_i)(A_{i+1} + B_{i+1}) + C_{in}((A_i + B_i)(A_{i+1} + B_{i+1}))$$

$$Sum_{i+1} = (A_{i+1} \oplus B_{i+1}) \oplus (A_iB_i + C_{in}A_i + C_{in}B_i)$$

$$Sum_i = (A_i \oplus B_i) \oplus C_{in}$$

Introduction to Accuracy Configurable RD4A:

Both as a standardised statement and as a college topic, ACRA may be utilised in lieu of approximation. Computational accuracy and circuit overheads, such as circuit size, power consumption, and propagation delay time, must be taken into account to reduce the total cost of building a perfectly customizable shaft. Error distance (ED) and error rate (ER) are indications of the correctness of the computation in this research, which uses the difference between the estimated and precise outputs for a particular input.




Therefore, an effort is made to regulate the ED of one approximation RD4A to within 2k in order to reduce the overall error distance. The fundamental idea is to disable the red-labeled logic gates that pertain to Cin. After turning off logic gates connected to Cin, the circuit operates similarly to a standard RD4A with Cin set to 0. The analogous circuit therefore performs the same function as the traditional RD4A in the approximate mode when Cin is 0. Due to the logic gates connected to Cin being disabled, the adder can only produce the result for Cin being 0.

$$C_{out} = A_{i+1}B_{i+1} + (A_iB_i)(A_{i+1} + B_{i+1})$$

$$Sum_{i+1} = (A_{i+1} \oplus B_{i+1}) \oplus (A_iB_i)$$


$$Sum_i = (A_i \oplus B_i) + C_{in}$$




Functioning of the ACRA:

Power gate technology is ACRA's primary method proposed to change computational accuracy. To reduce the load on the circuit, switching transistors and output isolation components are handled exclusively by power gate technology. No more logic gate needed. Proposed logic diagram is shown above, Electric gates regulate gates G5 to G7 under various situations, but logic gates G0 through G4 are always ON. The SAPP input signal controls the ACRA's operating mode selection through the control signal SAPP. Accurate and approximate modes are available depending on the SAPP mode 1 or 0 operation. Here is a schematic of the ACRA power supply's logic. VDDVB and VDDVR are two power supplies that are connected to each other. VDD is the primary power supply's output, and this is where the power comes from. In contrast, logic gates G5 and G6 are driven by VDDVR, whereas G7 is powered by VDDVB. Transistors P1 and P2 are switched on to link VDD to VDDVR and VDDVB while ACRA is working in precision mode (SAPP = 0). It is deactivated from VDD, P1 and P2 while ACRA is operating in approximation mode (SAPP = 1). The sin signal determines whether transistor P3 is on or off. VDDVB and VDD are at the same voltage level when Cin is 0 (transistor P3 is switched on). When Cin is set to 1, however, VDDVB and VDD are not linked. G7 is disabled while Cin 1 and ACRA are running in approximation mode. SAPP is used by ACRA to control two load chain logic gates, G1 and G2. To calculate Eq(1) Cout in micro mode and SAPP is zero, the signals in ND1 and ND2 must be (Ai+1 + Bi+1) (Ai + Bi) and Cin (Ai+1 + Bi+1) (Ai + Bi). Cout can accomplish the task design target of this search in a number of operating modes if both ND1


and ND2 signals are set to zero in ACRA's approximation mode. Additionally, ACRA ceases conducting low-power approximation computations while G1 and G2's internal signal switching operations are activated. From G5 to G7, the logic gates G3 and G4 are immediately before. When G5-G7 is turned off, micro potentials (i.e. GND) are required for G3 and G4 to work effectively. G3 micromode generates both $A_i B_i + C_{in}$ and $Sum_i + 1$. $C_{in} A_i$ and $C_{in} B_i$ are the values of ND3 and ND4. Rounding mode ($SAPP = 1$) results in G5 and G6 being switched off and the values of ND3 and ND4 being decreased to 0 resulting in both NMOS operating situations. Using G3, it is possible to get the values of $A_i B_i$ and $Sum_i + 1$. There is no firing current in round mode since G5 and G6 are not energised. That which we refer to as the Sum_i signal comes from the logic gate G4. ND5's value is the same as G7's output if SAPP is zero, hence Sum_i may be computed. When SAPP is 1, C_{in} 's input value affects G4's output. When C_{in} is 0, $Sum_i = A_i B_i$ and ND5's value stay the same as the output of G7. When SAPP and C_{in} are both 1, G7 is disabled and the NMOS reduces the value of ND5 to 0, resulting in an output Sum_i value of 1. In this circumstance, ND5 will not experience any shoot through current. Thus, SAPP and C_{in} govern the value of Sum_i dynamically. The operation described above is an example of a so-called dynamic output modification method.




RESULTS




Schematic of Radix-4 adder




Output waveforms of Radix-4 adder.




Schematic of ACRA



Output waveforms for ACRA



Schematic of 32-bit adder



Output waveforms of 32-bit adder

ADVANTAGES

1. Using radix-4 adder reduces area
2. Less power usage because some logic gates are turned off when the programme is running.
3. Achieves high speed.

APPLICATIONS

1. Signal processing
2. Multimedia
3. Image processing
4. Pattern recognition
5. Machine learning.

CONCLUSION AND FUTURE SCOPE

ACRA and RD4 have both been utilised in this essay. ACRA and RD4 were also used to create 8-bit, 16-bit, and 32-bit adders in the configuration that was given. These are designed and simulated using the Tanner EDA tool and 45nm. Parameters for area, power, and delay are established. An ACRA is recommended in this study as a means of modifying computational correctness. To reduce circuit overhead, the recommended ACRA makes use of power gating and strong control signal settings. The PDP of the ACRA is lower than that of the RCA and CLA in accurate mode. As a consequence, the proposed ACRA works effectively in both its precise and approximate modes of operation. Additionally, we may use low power strategies like Domino logics, adiabatic logics, and GDI-based transistors to improve the performance of criteria like Area, Power, and Delay.