IJRTI
International Journal for Research Trends and Innovation
International Peer Reviewed & Refereed Journals, Open Access Journal
ISSN Approved Journal No: 2456-3315 | Impact factor: 8.14 | ESTD Year: 2016
Scholarly open access journals, Peer-reviewed, and Refereed Journals, Impact factor 8.14 (Calculate by google scholar and Semantic Scholar | AI-Powered Research Tool) , Multidisciplinary, Monthly, Indexing in all major database & Metadata, Citation Generator, Digital Object Identifier(DOI)

Call For Paper

For Authors

Forms / Download

Published Issue Details

Editorial Board

Other IMP Links

Facts & Figure

Impact Factor : 8.14

Issue per Year : 12

Volume Published : 10

Issue Published : 115

Article Submitted : 19456

Article Published : 8041

Total Authors : 21252

Total Reviewer : 769

Total Countries : 144

Indexing Partner

Licence

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License
Published Paper Details
Paper Title: Design of DTMF chip using VHDL and, FPGA synthesis
Authors Name: Himani , Dr. A. K Gautam
Download E-Certificate: Download
Author Reg. ID:
IJRTI_180906
Published Paper Id: IJRTI1905054
Published In: Volume 4 Issue 5, May-2019
DOI:
Abstract: t-The DTMF keypad is widely used input peripheral in many embedded devices and different electronics circuits. The device considers the inputs as the alphabets and numbers and gives to the system for next level of processing. In DTMF dial telephone, a key is presented with a grouping of two sine waves. The dual tones of DTMF are referred as row and column frequencies of keypad. DTMF is the global standard for audible tones that represents the digits on a phone keypad. In the research paper, the DTMF chip is designed and synthesized on SPARTAN-3E FPGA and programmed with the help of VHDL code to display the digits 1, 2, 3, A, 4, 5, 6, B, 7, 8, 9, C, *, 0, #, D. The programming is done in Xilinx ISE 14.2 software and simulated in Modelsim 10.0 software.
Keywords: DTMF Keypad, VHDL Programming, FPGA Synthesis
Cite Article: "Design of DTMF chip using VHDL and, FPGA synthesis ", International Journal of Science & Engineering Development Research (www.ijrti.org), ISSN:2455-2631, Vol.4, Issue 5, page no.233 - 236, May-2019, Available :http://www.ijrti.org/papers/IJRTI1905054.pdf
Downloads: 000205257
ISSN: 2456-3315 | IMPACT FACTOR: 8.14 Calculated By Google Scholar| ESTD YEAR: 2016
An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 8.14 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator
Publication Details: Published Paper ID: IJRTI1905054
Registration ID:180906
Published In: Volume 4 Issue 5, May-2019
DOI (Digital Object Identifier):
Page No: 233 - 236
Country: Muzaffarnagar, Uttar pardesh, India
Research Area: Engineering
Publisher : IJ Publication
Published Paper URL : https://www.ijrti.org/viewpaperforall?paper=IJRTI1905054
Published Paper PDF: https://www.ijrti.org/papers/IJRTI1905054
Share Article:

Click Here to Download This Article

Article Preview
Click Here to Download This Article

Major Indexing from www.ijrti.org
Google Scholar ResearcherID Thomson Reuters Mendeley : reference manager Academia.edu
arXiv.org : cornell university library Research Gate CiteSeerX DOAJ : Directory of Open Access Journals
DRJI Index Copernicus International Scribd DocStoc

ISSN Details

ISSN: 2456-3315
Impact Factor: 8.14 and ISSN APPROVED, Journal Starting Year (ESTD) : 2016

DOI (A digital object identifier)


Providing A digital object identifier by DOI.ONE
How to Get DOI?

Conference

Open Access License Policy

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License

Creative Commons License This material is Open Knowledge This material is Open Data This material is Open Content

Important Details

Join RMS/Earn 300

IJRTI

WhatsApp
Click Here

Indexing Partner