Scholarly open access journals, Peer-reviewed, and Refereed Journals, Impact factor 8.14 (Calculate by google scholar and Semantic Scholar | AI-Powered Research Tool) , Multidisciplinary, Monthly, Indexing in all major database & Metadata, Citation Generator, Digital Object Identifier(DOI)
In this work, the logic implementation of a boolean expression using vivado software is described in order to acquire an optimal gate level design and power analysis. Additionally, the LTSPICE circuit level abstraction is used to establish and implement the voltage transfer characteristics of this enhanced register transfer level architecture. The circuit is scaled down to an inverter level to aid with inspection. The power analysis and critical voltages are compared with the equation of the theoretical model to confirm the conclusions. Finally, using microwind, the relevant transistor's layout schematic is implemented. A variation in static and dynamic power of 220 mV and 10 mV, respectively, is seen in power analysis.
Keywords:
Gate-level, Circuit-level, Vivado, LTSPICE
Cite Article:
"IMPLEMENTATION OF A LOGIC EXPRESSION IN DIFFERENT LEVELS OF ABSTRACTION TO DETERMINE ITS CRITICAL VOLTAGES", International Journal of Science & Engineering Development Research (www.ijrti.org), ISSN:2455-2631, Vol.8, Issue 6, page no.62 - 66, June-2023, Available :http://www.ijrti.org/papers/IJRTI2306012.pdf
Downloads:
000205059
ISSN:
2456-3315 | IMPACT FACTOR: 8.14 Calculated By Google Scholar| ESTD YEAR: 2016
An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 8.14 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator